Applicant: Matthew J. Adiletta et al. Attorney's Docket No.: 10559-320001 / P9681

Serial No.: 09/811,995 Filed: March 19, 2001

Page : 2 of 6

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

Claims 1-8. (Cancelled)

9. (Withdrawn) A processor comprising:

a plurality of microengines, each of the microengines comprising:

a control store, the control store storing a microprogarm loadable by a core processor;

controller logic including an instruction decoder and program counter units maintained in hardware;

context event switching logic, the context event switching logic receiving messages and arbitrating for threads;

an execution box data path including an arithmetic logic unit (ALU), general purpose registers and multiplexors providing input to the ALU;

a write transfer register stack; and

a read transfer register stack.

10. (Withdrawn) The processor of claim 9 in which the plurality of general purpose registers comprises:

a first bank of general purpose registers; and

a second bank of general purpose registers.

Applicant: Matthew J. Adiletta et al. Attorney's Docket No.: 10559-320001 / P9681

Serial No.: 09/811,995 Filed: March 19, 2001

Page : 3 of 6

11. (Withdrawn) The processor of claim 10 in which the first bank general purpose registers and the second bank general purpose registers are windowed.

- 12. (Withdrawn) The processor of claim 9 in which registers contained in the write transfer register stack and registers contained in the read transfer register track are windowed.
- 13. (Withdrawn) The processor of claim 9 in which the write transfer register stack stores write data to a resource.
- 14. (Withdrawn) The processor of claim 9 in which the read transfer register stack stores return data from a shared resource.
- 15. (Withdrawn) The processor of claim 9 in which the execution box data path maintains a five-stage micro-pipeline.
- 16. (Withdrawn) The processor of claim 15 in which the five-stage micro-pipeline comprises:

lookup of micro-instruction words;

formation of general purpose register file addresses;

read of operands from the general purpose registers;

ALU shift or compare operations; and

write-back of results to the general purpose registers.

17. (New) A hardware-based multithreaded processor comprising:

a plurality of microengines, each of the microengines supporting instructions that perform an arithmetic logic unit (ALU) operation on one or two operands, deposit a result in a destination register and update ALU condition codes according to the result; and

a local register instruction that loads one or more bytes within a local register with a shifted value of another operand.

Applicant: Matthew J. Adiletta et al. Attorney's Docket No.: 10559-320001 / P9681

Serial No.: 09/811,995 Filed: March 19, 2001

Page : 4 of 6

18. (New) The processor of claim 17 wherein the destination register is an absolute transfer register.

19. (New) The processor of claim 17 wherein the destination register is a context-relative transfer register.

- 20. (New) The processor of claim 17 wherein the destination register is a general purpose register.
- 21. (New) The processor of claim 17 wherein the local register instruction comprises the destination register.
- 22. (New) The processor of claim 17 wherein the local register instruction comprises a field representing a mask that specifies which byte or bytes are affected.
- 23. (New) The processor of claim 22 where in the mask is 4-bits.
- 24. (New) The processor of claim 22 wherein the mask comprises a set bit indicating a corresponding byte in the local register to be loaded.
- 25. (New) The processor of claim 17 wherein the local register instruction comprises a context relative source register.

26. (New) Apparatus comprising:

in a hardware-based multithreaded processor comprising a plurality of microengines, each of the plurality of microengines including a command that causes an arithmetic logic unit (ALU) to load one or more bytes within a destination register of a selected microengine with a shifted value of another one or bytes of a source register.

Applicant: Matthew J. Adiletta et al. Attorney's Docket No.: 10559-320001 / P9681

Serial No.: 09/811,995 Filed : March 19, 2001 Page : 5 of 6

27. (New) The apparatus of claim 26 wherein the command comprises a field representing a mask that specifies which byte or bytes are affected.

- 28. (New) The apparatus of claim 27 where in the mask is 4-bits.
- 29. (New) The apparatus of claim 27 wherein the mask comprises a set bit indicating a corresponding byte in the source register to be loaded.